

## PATENT ABSTRACTS OF JAPAN

(11)Publication number : 2000-196234  
 (43)Date of publication of application : 14.07.2000

(51)Int.Cl.

H05K 3/38  
 H05K 1/03  
 H05K 3/46

(21)Application number : 10-371165

(71)Applicant : KYOCERA CORP

(22)Date of filing : 25.12.1998


(72)Inventor : FUJISAKI AKIYA

## (54) MULTI-LAYER WIRING BOARD

## (57)Abstract:

**PROBLEM TO BE SOLVED:** To provide a multilayer wiring board in which the adhesion between a multilayer wiring layer formed by a build-up method and a core board is improved, and high-density wiring is realized.

**SOLUTION:** An insulation substrate 1 on which at least two kinds of polymerization initiators whose half-life temperature for one minute is different by 10° C or more are mixed, and a mixture containing ceramic powder is supposed to a thermosetting treatment composed of two processes, to form a recession and protrusion having a surface roughness (Ra) of 0.1 μm or more. A wiring circuit layer 2 is adhered and formed on the substrate 1 to form a core substrate 3. A multilayer wiring layer 6 comprising an insulation layer 4 and a wiring circuit layer 5 is formed on the surface of the substrate 3 by a build-up method. As a result, the adhesion between the core substrate 3 and the multilayer wiring layer 6 can be improved.



## LEGAL STATUS

[Date of request for examination] 21.09.2000

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]